| Hierarchy |
Input |
Constant Input |
Unused Input |
Floating Input |
Output |
Constant Output |
Unused Output |
Floating Output |
Bidir |
Constant Bidir |
Unused Bidir |
Input only Bidir |
Output only Bidir |
| rst_controller|alt_rst_req_sync_uq1 |
2 |
1 |
0 |
1 |
1 |
1 |
1 |
1 |
0 |
0 |
0 |
0 |
0 |
| rst_controller|alt_rst_sync_uq1 |
2 |
0 |
0 |
0 |
1 |
0 |
0 |
0 |
0 |
0 |
0 |
0 |
0 |
| rst_controller |
33 |
31 |
0 |
31 |
2 |
31 |
31 |
31 |
0 |
0 |
0 |
0 |
0 |
| irq_mapper |
4 |
30 |
2 |
30 |
32 |
30 |
30 |
30 |
0 |
0 |
0 |
0 |
0 |
| mm_interconnect_0|avalon_st_adapter_005|error_adapter_0 |
38 |
1 |
2 |
1 |
37 |
1 |
1 |
1 |
0 |
0 |
0 |
0 |
0 |
| mm_interconnect_0|avalon_st_adapter_005 |
38 |
0 |
0 |
0 |
37 |
0 |
0 |
0 |
0 |
0 |
0 |
0 |
0 |
| mm_interconnect_0|avalon_st_adapter_004|error_adapter_0 |
38 |
1 |
2 |
1 |
37 |
1 |
1 |
1 |
0 |
0 |
0 |
0 |
0 |
| mm_interconnect_0|avalon_st_adapter_004 |
38 |
0 |
0 |
0 |
37 |
0 |
0 |
0 |
0 |
0 |
0 |
0 |
0 |
| mm_interconnect_0|avalon_st_adapter_003|error_adapter_0 |
38 |
1 |
2 |
1 |
37 |
1 |
1 |
1 |
0 |
0 |
0 |
0 |
0 |
| mm_interconnect_0|avalon_st_adapter_003 |
38 |
0 |
0 |
0 |
37 |
0 |
0 |
0 |
0 |
0 |
0 |
0 |
0 |
| mm_interconnect_0|avalon_st_adapter_002|error_adapter_0 |
38 |
1 |
2 |
1 |
37 |
1 |
1 |
1 |
0 |
0 |
0 |
0 |
0 |
| mm_interconnect_0|avalon_st_adapter_002 |
38 |
0 |
0 |
0 |
37 |
0 |
0 |
0 |
0 |
0 |
0 |
0 |
0 |
| mm_interconnect_0|avalon_st_adapter_001|error_adapter_0 |
38 |
1 |
2 |
1 |
37 |
1 |
1 |
1 |
0 |
0 |
0 |
0 |
0 |
| mm_interconnect_0|avalon_st_adapter_001 |
38 |
0 |
0 |
0 |
37 |
0 |
0 |
0 |
0 |
0 |
0 |
0 |
0 |
| mm_interconnect_0|avalon_st_adapter|error_adapter_0 |
38 |
1 |
2 |
1 |
37 |
1 |
1 |
1 |
0 |
0 |
0 |
0 |
0 |
| mm_interconnect_0|avalon_st_adapter |
38 |
0 |
0 |
0 |
37 |
0 |
0 |
0 |
0 |
0 |
0 |
0 |
0 |
| mm_interconnect_0|rsp_mux_001|arb|adder |
8 |
4 |
0 |
4 |
4 |
4 |
4 |
4 |
0 |
0 |
0 |
0 |
0 |
| mm_interconnect_0|rsp_mux_001|arb |
6 |
0 |
4 |
0 |
2 |
0 |
0 |
0 |
0 |
0 |
0 |
0 |
0 |
| mm_interconnect_0|rsp_mux_001 |
207 |
0 |
0 |
0 |
104 |
0 |
0 |
0 |
0 |
0 |
0 |
0 |
0 |
| mm_interconnect_0|rsp_mux|arb|adder |
24 |
12 |
0 |
12 |
12 |
12 |
12 |
12 |
0 |
0 |
0 |
0 |
0 |
| mm_interconnect_0|rsp_mux|arb |
10 |
0 |
4 |
0 |
6 |
0 |
0 |
0 |
0 |
0 |
0 |
0 |
0 |
| mm_interconnect_0|rsp_mux |
615 |
0 |
0 |
0 |
108 |
0 |
0 |
0 |
0 |
0 |
0 |
0 |
0 |
| mm_interconnect_0|rsp_demux_005 |
105 |
1 |
2 |
1 |
103 |
1 |
1 |
1 |
0 |
0 |
0 |
0 |
0 |
| mm_interconnect_0|rsp_demux_004 |
105 |
1 |
2 |
1 |
103 |
1 |
1 |
1 |
0 |
0 |
0 |
0 |
0 |
| mm_interconnect_0|rsp_demux_003 |
106 |
4 |
2 |
4 |
205 |
4 |
4 |
4 |
0 |
0 |
0 |
0 |
0 |
| mm_interconnect_0|rsp_demux_002 |
106 |
4 |
2 |
4 |
205 |
4 |
4 |
4 |
0 |
0 |
0 |
0 |
0 |
| mm_interconnect_0|rsp_demux_001 |
105 |
1 |
2 |
1 |
103 |
1 |
1 |
1 |
0 |
0 |
0 |
0 |
0 |
| mm_interconnect_0|rsp_demux |
105 |
1 |
2 |
1 |
103 |
1 |
1 |
1 |
0 |
0 |
0 |
0 |
0 |
| mm_interconnect_0|cmd_mux_005 |
105 |
0 |
2 |
0 |
103 |
0 |
0 |
0 |
0 |
0 |
0 |
0 |
0 |
| mm_interconnect_0|cmd_mux_004 |
105 |
0 |
2 |
0 |
103 |
0 |
0 |
0 |
0 |
0 |
0 |
0 |
0 |
| mm_interconnect_0|cmd_mux_003|arb|adder |
8 |
2 |
0 |
2 |
4 |
2 |
2 |
2 |
0 |
0 |
0 |
0 |
0 |
| mm_interconnect_0|cmd_mux_003|arb |
6 |
0 |
1 |
0 |
2 |
0 |
0 |
0 |
0 |
0 |
0 |
0 |
0 |
| mm_interconnect_0|cmd_mux_003 |
207 |
0 |
0 |
0 |
104 |
0 |
0 |
0 |
0 |
0 |
0 |
0 |
0 |
| mm_interconnect_0|cmd_mux_002|arb|adder |
8 |
2 |
0 |
2 |
4 |
2 |
2 |
2 |
0 |
0 |
0 |
0 |
0 |
| mm_interconnect_0|cmd_mux_002|arb |
6 |
0 |
1 |
0 |
2 |
0 |
0 |
0 |
0 |
0 |
0 |
0 |
0 |
| mm_interconnect_0|cmd_mux_002 |
207 |
0 |
0 |
0 |
104 |
0 |
0 |
0 |
0 |
0 |
0 |
0 |
0 |
| mm_interconnect_0|cmd_mux_001 |
105 |
0 |
2 |
0 |
103 |
0 |
0 |
0 |
0 |
0 |
0 |
0 |
0 |
| mm_interconnect_0|cmd_mux |
105 |
0 |
2 |
0 |
103 |
0 |
0 |
0 |
0 |
0 |
0 |
0 |
0 |
| mm_interconnect_0|cmd_demux_001 |
111 |
4 |
6 |
4 |
205 |
4 |
4 |
4 |
0 |
0 |
0 |
0 |
0 |
| mm_interconnect_0|cmd_demux |
115 |
36 |
2 |
36 |
613 |
36 |
36 |
36 |
0 |
0 |
0 |
0 |
0 |
| mm_interconnect_0|nios2_cpu_instruction_master_limiter |
208 |
0 |
0 |
0 |
211 |
0 |
0 |
0 |
0 |
0 |
0 |
0 |
0 |
| mm_interconnect_0|nios2_cpu_data_master_limiter |
208 |
0 |
0 |
0 |
211 |
0 |
0 |
0 |
0 |
0 |
0 |
0 |
0 |
| mm_interconnect_0|router_007|the_default_decode |
0 |
6 |
0 |
6 |
6 |
6 |
6 |
6 |
0 |
0 |
0 |
0 |
0 |
| mm_interconnect_0|router_007 |
99 |
0 |
2 |
0 |
103 |
0 |
0 |
0 |
0 |
0 |
0 |
0 |
0 |
| mm_interconnect_0|router_006|the_default_decode |
0 |
6 |
0 |
6 |
6 |
6 |
6 |
6 |
0 |
0 |
0 |
0 |
0 |
| mm_interconnect_0|router_006 |
99 |
0 |
2 |
0 |
103 |
0 |
0 |
0 |
0 |
0 |
0 |
0 |
0 |
| mm_interconnect_0|router_005|the_default_decode |
0 |
6 |
0 |
6 |
6 |
6 |
6 |
6 |
0 |
0 |
0 |
0 |
0 |
| mm_interconnect_0|router_005 |
99 |
0 |
2 |
0 |
103 |
0 |
0 |
0 |
0 |
0 |
0 |
0 |
0 |
| mm_interconnect_0|router_004|the_default_decode |
0 |
6 |
0 |
6 |
6 |
6 |
6 |
6 |
0 |
0 |
0 |
0 |
0 |
| mm_interconnect_0|router_004 |
99 |
0 |
2 |
0 |
103 |
0 |
0 |
0 |
0 |
0 |
0 |
0 |
0 |
| mm_interconnect_0|router_003|the_default_decode |
0 |
6 |
0 |
6 |
6 |
6 |
6 |
6 |
0 |
0 |
0 |
0 |
0 |
| mm_interconnect_0|router_003 |
99 |
0 |
2 |
0 |
103 |
0 |
0 |
0 |
0 |
0 |
0 |
0 |
0 |
| mm_interconnect_0|router_002|the_default_decode |
0 |
6 |
0 |
6 |
6 |
6 |
6 |
6 |
0 |
0 |
0 |
0 |
0 |
| mm_interconnect_0|router_002 |
99 |
0 |
2 |
0 |
103 |
0 |
0 |
0 |
0 |
0 |
0 |
0 |
0 |
| mm_interconnect_0|router_001|the_default_decode |
0 |
9 |
0 |
9 |
9 |
9 |
9 |
9 |
0 |
0 |
0 |
0 |
0 |
| mm_interconnect_0|router_001 |
99 |
0 |
5 |
0 |
103 |
0 |
0 |
0 |
0 |
0 |
0 |
0 |
0 |
| mm_interconnect_0|router|the_default_decode |
0 |
9 |
0 |
9 |
9 |
9 |
9 |
9 |
0 |
0 |
0 |
0 |
0 |
| mm_interconnect_0|router |
99 |
0 |
5 |
0 |
103 |
0 |
0 |
0 |
0 |
0 |
0 |
0 |
0 |
| mm_interconnect_0|led_pio_s1_agent_rsp_fifo |
139 |
39 |
0 |
39 |
98 |
39 |
39 |
39 |
0 |
0 |
0 |
0 |
0 |
| mm_interconnect_0|led_pio_s1_agent|uncompressor |
33 |
1 |
0 |
1 |
31 |
1 |
1 |
1 |
0 |
0 |
0 |
0 |
0 |
| mm_interconnect_0|led_pio_s1_agent |
277 |
39 |
43 |
39 |
291 |
39 |
39 |
39 |
0 |
0 |
0 |
0 |
0 |
| mm_interconnect_0|sys_clk_timer_s1_agent_rsp_fifo |
139 |
39 |
0 |
39 |
98 |
39 |
39 |
39 |
0 |
0 |
0 |
0 |
0 |
| mm_interconnect_0|sys_clk_timer_s1_agent|uncompressor |
33 |
1 |
0 |
1 |
31 |
1 |
1 |
1 |
0 |
0 |
0 |
0 |
0 |
| mm_interconnect_0|sys_clk_timer_s1_agent |
277 |
39 |
43 |
39 |
291 |
39 |
39 |
39 |
0 |
0 |
0 |
0 |
0 |
| mm_interconnect_0|onchip_mem_s1_agent_rsp_fifo |
139 |
39 |
0 |
39 |
98 |
39 |
39 |
39 |
0 |
0 |
0 |
0 |
0 |
| mm_interconnect_0|onchip_mem_s1_agent|uncompressor |
33 |
1 |
0 |
1 |
31 |
1 |
1 |
1 |
0 |
0 |
0 |
0 |
0 |
| mm_interconnect_0|onchip_mem_s1_agent |
277 |
39 |
43 |
39 |
291 |
39 |
39 |
39 |
0 |
0 |
0 |
0 |
0 |
| mm_interconnect_0|nios2_cpu_debug_mem_slave_agent_rsp_fifo |
139 |
39 |
0 |
39 |
98 |
39 |
39 |
39 |
0 |
0 |
0 |
0 |
0 |
| mm_interconnect_0|nios2_cpu_debug_mem_slave_agent|uncompressor |
33 |
1 |
0 |
1 |
31 |
1 |
1 |
1 |
0 |
0 |
0 |
0 |
0 |
| mm_interconnect_0|nios2_cpu_debug_mem_slave_agent |
277 |
39 |
43 |
39 |
291 |
39 |
39 |
39 |
0 |
0 |
0 |
0 |
0 |
| mm_interconnect_0|sysid_control_slave_agent_rsp_fifo |
139 |
39 |
0 |
39 |
98 |
39 |
39 |
39 |
0 |
0 |
0 |
0 |
0 |
| mm_interconnect_0|sysid_control_slave_agent|uncompressor |
33 |
1 |
0 |
1 |
31 |
1 |
1 |
1 |
0 |
0 |
0 |
0 |
0 |
| mm_interconnect_0|sysid_control_slave_agent |
277 |
39 |
43 |
39 |
291 |
39 |
39 |
39 |
0 |
0 |
0 |
0 |
0 |
| mm_interconnect_0|jtag_uart_avalon_jtag_slave_agent_rsp_fifo |
139 |
39 |
0 |
39 |
98 |
39 |
39 |
39 |
0 |
0 |
0 |
0 |
0 |
| mm_interconnect_0|jtag_uart_avalon_jtag_slave_agent|uncompressor |
33 |
1 |
0 |
1 |
31 |
1 |
1 |
1 |
0 |
0 |
0 |
0 |
0 |
| mm_interconnect_0|jtag_uart_avalon_jtag_slave_agent |
277 |
39 |
43 |
39 |
291 |
39 |
39 |
39 |
0 |
0 |
0 |
0 |
0 |
| mm_interconnect_0|nios2_cpu_instruction_master_agent |
165 |
37 |
71 |
37 |
131 |
37 |
37 |
37 |
0 |
0 |
0 |
0 |
0 |
| mm_interconnect_0|nios2_cpu_data_master_agent |
165 |
37 |
71 |
37 |
131 |
37 |
37 |
37 |
0 |
0 |
0 |
0 |
0 |
| mm_interconnect_0|led_pio_s1_translator |
100 |
6 |
18 |
6 |
70 |
6 |
6 |
6 |
0 |
0 |
0 |
0 |
0 |
| mm_interconnect_0|sys_clk_timer_s1_translator |
84 |
22 |
33 |
22 |
55 |
22 |
22 |
22 |
0 |
0 |
0 |
0 |
0 |
| mm_interconnect_0|onchip_mem_s1_translator |
100 |
7 |
4 |
7 |
86 |
7 |
7 |
7 |
0 |
0 |
0 |
0 |
0 |
| mm_interconnect_0|nios2_cpu_debug_mem_slave_translator |
100 |
5 |
8 |
5 |
82 |
5 |
5 |
5 |
0 |
0 |
0 |
0 |
0 |
| mm_interconnect_0|sysid_control_slave_translator |
100 |
6 |
16 |
6 |
35 |
6 |
6 |
6 |
0 |
0 |
0 |
0 |
0 |
| mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator |
100 |
5 |
19 |
5 |
70 |
5 |
5 |
5 |
0 |
0 |
0 |
0 |
0 |
| mm_interconnect_0|nios2_cpu_instruction_master_translator |
101 |
51 |
2 |
51 |
94 |
51 |
51 |
51 |
0 |
0 |
0 |
0 |
0 |
| mm_interconnect_0|nios2_cpu_data_master_translator |
101 |
12 |
2 |
12 |
94 |
12 |
12 |
12 |
0 |
0 |
0 |
0 |
0 |
| mm_interconnect_0 |
254 |
0 |
0 |
0 |
262 |
0 |
0 |
0 |
0 |
0 |
0 |
0 |
0 |
| sysid |
3 |
20 |
2 |
20 |
32 |
20 |
20 |
20 |
0 |
0 |
0 |
0 |
0 |
| sys_clk_timer |
23 |
0 |
0 |
0 |
17 |
0 |
0 |
0 |
0 |
0 |
0 |
0 |
0 |
| onchip_mem|the_altsyncram|auto_generated |
52 |
0 |
0 |
0 |
32 |
0 |
0 |
0 |
0 |
0 |
0 |
0 |
0 |
| onchip_mem |
56 |
1 |
1 |
1 |
32 |
1 |
1 |
1 |
0 |
0 |
0 |
0 |
0 |
| nios2_cpu|cpu |
151 |
1 |
30 |
1 |
109 |
1 |
1 |
1 |
0 |
0 |
0 |
0 |
0 |
| nios2_cpu |
151 |
0 |
0 |
0 |
107 |
0 |
0 |
0 |
0 |
0 |
0 |
0 |
0 |
| led_pio |
38 |
24 |
24 |
24 |
40 |
24 |
24 |
24 |
0 |
0 |
0 |
0 |
0 |
| jtag_uart|the_Nios2Computer_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr |
4 |
0 |
0 |
0 |
6 |
0 |
0 |
0 |
0 |
0 |
0 |
0 |
0 |
| jtag_uart|the_Nios2Computer_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count |
4 |
0 |
0 |
0 |
6 |
0 |
0 |
0 |
0 |
0 |
0 |
0 |
0 |
| jtag_uart|the_Nios2Computer_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram |
24 |
0 |
0 |
0 |
8 |
0 |
0 |
0 |
0 |
0 |
0 |
0 |
0 |
| jtag_uart|the_Nios2Computer_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw |
5 |
0 |
0 |
0 |
6 |
0 |
0 |
0 |
0 |
0 |
0 |
0 |
0 |
| jtag_uart|the_Nios2Computer_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state |
5 |
0 |
0 |
0 |
8 |
0 |
0 |
0 |
0 |
0 |
0 |
0 |
0 |
| jtag_uart|the_Nios2Computer_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo |
13 |
0 |
0 |
0 |
16 |
0 |
0 |
0 |
0 |
0 |
0 |
0 |
0 |
| jtag_uart|the_Nios2Computer_jtag_uart_scfifo_r|rfifo|auto_generated |
12 |
0 |
0 |
0 |
16 |
0 |
0 |
0 |
0 |
0 |
0 |
0 |
0 |
| jtag_uart|the_Nios2Computer_jtag_uart_scfifo_r |
13 |
0 |
1 |
0 |
16 |
0 |
0 |
0 |
0 |
0 |
0 |
0 |
0 |
| jtag_uart|the_Nios2Computer_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr |
4 |
0 |
0 |
0 |
6 |
0 |
0 |
0 |
0 |
0 |
0 |
0 |
0 |
| jtag_uart|the_Nios2Computer_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count |
4 |
0 |
0 |
0 |
6 |
0 |
0 |
0 |
0 |
0 |
0 |
0 |
0 |
| jtag_uart|the_Nios2Computer_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram |
24 |
0 |
0 |
0 |
8 |
0 |
0 |
0 |
0 |
0 |
0 |
0 |
0 |
| jtag_uart|the_Nios2Computer_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw |
5 |
0 |
0 |
0 |
6 |
0 |
0 |
0 |
0 |
0 |
0 |
0 |
0 |
| jtag_uart|the_Nios2Computer_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state |
5 |
0 |
0 |
0 |
8 |
0 |
0 |
0 |
0 |
0 |
0 |
0 |
0 |
| jtag_uart|the_Nios2Computer_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo |
13 |
0 |
0 |
0 |
16 |
0 |
0 |
0 |
0 |
0 |
0 |
0 |
0 |
| jtag_uart|the_Nios2Computer_jtag_uart_scfifo_w|wfifo|auto_generated |
12 |
0 |
0 |
0 |
16 |
0 |
0 |
0 |
0 |
0 |
0 |
0 |
0 |
| jtag_uart|the_Nios2Computer_jtag_uart_scfifo_w |
12 |
0 |
0 |
0 |
16 |
0 |
0 |
0 |
0 |
0 |
0 |
0 |
0 |
| jtag_uart |
38 |
10 |
23 |
10 |
34 |
10 |
10 |
10 |
0 |
0 |
0 |
0 |
0 |